


Debouncing in VHDL

Problem

When a mechanical switch or button is pressed, the state of input is not always changed just once. Instead, switch/button may “bounce,” causing contacts to open/close multiple times.



Signal input from switch being turned ON (100us/div)

Solution (VHDL)

Step 1: Store current and last state of input

Step 2: Based on clock frequency (used to sample input) and required period to consider input “stable,” we can calculate the required number of consistent (same state) samples needed to consider the input “stable.”

Step 3: Once the input is stable, pass the state of the input into the rest of the VHDL.

Code (.vhd file on Canvas)

```
1  -- Switch/button debouncing VHDL entity
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  ENTITY debounce IS
7  GENERIC(
8    clk_freq : INTEGER := 50_000_000; --system clock frequency in Hz
9    stable_time : INTEGER := 10); --time button must remain stable in ms
10 PORT(
11   clk : IN STD_LOGIC; --input clock
12   button : IN STD_LOGIC; --input signal to be debounced
13   result : OUT STD_LOGIC); --debounced signal
14 END debounce;
15
16 ARCHITECTURE logic OF debounce IS
17   SIGNAL flipflops : STD_LOGIC_VECTOR(1 DOWNTO 0); --input flip flops
18   SIGNAL counter_set : STD_LOGIC; --sync reset to zero
19 BEGIN
20   counter_set <= flipflops(0) xor flipflops(1); --determine when to start/reset counter
21
22   PROCESS(clk)
23     VARIABLE count : INTEGER RANGE 0 TO clk_freq*stable_time/1000; --counter for timing
24   BEGIN
25     IF(clk'EVENT and clk = '1') THEN --rising clock edge
26       flipflops(0) <= button; --store button value in 1st flipflop
27       flipflops(1) <= flipflops(0); --store 1st flipflop value in 2nd flipflop
28       IF(counter_set = '1') THEN --reset counter because input is changing
29         count := 0; --clear the counter
30       ELSEIF(count < clk_freq*stable_time/1000) THEN --stable input time is not yet met
31         count := count + 1; --increment counter
32       ELSE --stable input time is met
33         result <= flipflops(1); --output the stable value
34       END IF;
35     END IF;
36   END PROCESS;
37 END logic;
```

Adding “debounce” to a VHDL Project

1. Add the file
 - a. Project → Add/Remove Files in Project
 - b. Navigate to *debounce.vhd*, select, and add file to project
2. Add the debounce component
 - a. Recall: COMPONENT should match debounce entity PORT

```
component debounce is
  PORT( clk : IN STD_LOGIC; --input clock
        button : IN STD_LOGIC; --input signal to be debounced
        result : OUT STD_LOGIC); --debounced signal
end component;
```
3. Debounce inputs using debounce component
 - a. Recall: PORT MAP – order of arguments must match COMPONENT and entity PORT

```
-- Debounce CLK key input - clk = 50MHz system clock
-- clock <= KEY(0);
CLKDB: debounce PORT MAP (CLOCK_50, KEY(0), clock);
```

Or

```
CLKDB: debounce port map (CLK_50, CLK, OUTCLK);
```

The signal name depends on your own definition

- b. For clock input, use 50MHz system clock
 - i. Declare as input in top-level entity port

```
ENTITY part1 IS
  PORT (
    CLOCK_50 : IN STD_LOGIC; --system clock
  )
END part1;
```
- c. In the Pin Assignment Editor, assign input CLOCK_50 to PIN_P11.

4			 CLOCK_50	Location	PIN_P11	Yes
---	---	---	--	----------	---------	-----